The Agilent / Keysight N4903B J-BERT is a high-performance serial BERT with complete jitter tolerance and is ideal for R&D and validation teams characterizing and stressing chips and transceiver modules that have serial I/O ports up to 7 Gb/s, 12.5Gb/s or 14.2 Gb/s. The pattern generator has significantly low jitter and extremely fast transition times producing clean signals that provide accurate characterization and faster test execution.
With the Agilent / Keysight N4903B J-BERT, test set up is made simple because the N4903B is designed to match serial bus standards optimally with its differential I/Os, variable voltage levels on most outputs, built-in jitter and ISI, pattern sequencer, reference clock outputs, tunable CDR, pattern capture and bit recovery mode to analyze clock-less and non-deterministic patterns. SER/FER analysis allows jitter tolerance testing of devices using retimed loopback. A second data output with independent pattern memory and PRBS can be used as aggressor channel for crosstalk tests, or when adding channels externally for OOB timing tests or emulation of 3-level signals or signal de-emphasis. It provides the most complete jitter tolerance test for embedded and forward clocked devices.
Features and Specifications of the Agilent / Keysight N4903B J-BERT include:
Testimonials |
We received the unit today. Thank you for this. Your team did an excellent job. -- Bruce D. Phoenix, AZ |